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Abstract The resistive switching memory characteristics of 100 randomly measured devices were observed by reducing
device size in a Cr/CrOx/TiOx/TiN structure for the first time. Transmission electron microscope image confirmed a via-
hole size of 0.4 lm. A 3-nm-thick amorphous TiOx with 4-nm-thick polycrystalline CrOx layer was observed. A small 0.4-
lm device shows reversible resistive switching at a current compliance of 300 lA as compared to other larger size devices
(1–8 lm) owing to reduction of leakage current through the TiOx layer. Good device-to-device uniformity with a yield of
[85 % has been clarified by weibull distribution owing to higher slope/shape factor. The switching mechanism is based on
oxygen vacancy migration from the CrOx layer and filament formation/rupture in the TiOx layer. Long read pulse
endurance of[105 cycles, good data retention of 6 h, and a program/erase speed of 1 ls pulse width have been obtained.
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1 Introduction
Recently resistive random access memory (RRAM) has
been investigated for the next-generation non-volatile
memory applications [1, 2]. The RRAM device offers a
promise for NVM application due to its simple structure,
low power consumption, high density, fast program/erase
speed, and low cost [3]. Various materials like HfOx [4],
TaOx [5, 6], TiOx [7–10], and so on have been reported by
many groups. Other materials such as ZnO [11], BaWO4
[12], and so on have been reported also. Among of them,
TiOx is one of the most promising materials owing to its
fab-friendly, good thermal stability, adequate band gap
(*3.0 eV) for low leakage, high dielectric constant
(j * 80), and so on [13]. Kwon et al. [14] have reported
the bipolar resistive switching in Pt/TiO2/Pt structure at a
high current compliance (CC) of 30 mA. Jeong et al. [15]
have reported the bilayer switching layers in a Pt/Ni/a-
TiO2/Al2O3/Pt structure with a CC of[1 mA. Park et al.
[16] have unveiled the multi-bit resistive switching oper-
ation in an Ir/TiOx/TiN structure with a CC of 1 mA. Goren
et al. [17] demonstrated bistable memory effect in Co/
TiO2/TiOx/Co/Pd structure with a low CC of approximately
100 lA. Zeng et al. [18] have reported resistive switching
characteristics using a Pt/ZrO2/TiO2/Pt structure at a CC of
10 mA. Strachan et al. [19] have reported the resistive
switching characteristics using a Cr/Pt/TiO2/Pt structure at
a CC of 250 lA.
Although many groups have reported these TiOx-based
different RRAM devices, however, resistive switching
characteristics by reducing device size as well as leakage
current in a Cr/CrOx/TiOx/TiN structure have not been
investigated yet. To obtain good resistive switching char-
acteristics, both amorphous TiOx switching and polycrys-
talline CrOx oxygen vacancy supply layers are effectively
combined with smaller device sizes. Microstructure and
device size are confirmed by transmission electron micro-
scope (TEM) image. The switching mechanism is owing to
oxygen vacancy filament formation/rupture into the TiOx
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switching layer. Weibull distribution plot of 100 randomly
measured devices with a size of 0.4 9 0.4 lm2 shows good
device-to-device uniformity with a yield of[85 %. It is
found that higher slope/shape factor indicates higher uni-
formity of the devices. By investigating the scale factor, it
is found that the device can be operated with low voltage of
±1 V and a low current of \300 lA. Long read pulse
endurance of[105 cycles, stable data retention of[6 h,
and good program/erase (P/E) endurance with a pulse
width of 1 ls are obtained, which indicate future applica-
tion of this new Cr/CrOx/TiOx/TiN resistive switching
memory device.
2 Experimental
The Cr/CrOx/TiOx/TiN RRAM devices were fabricated
using 8-inch SiO2/Si wafers. The device process flow is
shown in Fig. 1. The thickness of SiO2 layer was 200 nm.
A 200-nm-thick titanium-nitride (TiN) as a bottom elec-
trode (BE) was deposited on SiO2 layer. Next 150-nm-
thick SiO2 layer was deposited to different pattern via-hole
sizes ranging from 0.4 9 0.4 to 8 9 8 lm2 using both
photolithography and dry etching processes. Then, 8 inch
wafer was broken to 2 9 2 inch2 pieces and did next step.
The chromium (Cr) metal as a top electrode (TE) was
deposited by radio frequency (RF) sputtering. The Cr metal
target with a constant argon (Ar) gas flow rate of ten sccm
was used. During deposition, chamber pressure and depo-
sition power were 6 mTorr and 100 W, respectively.
A TiOx resistive switching layer with a CrOx layer was
observed after deposition of Cr TE. Finally, lift-off process
was done to get a simple Cr/CrOx/TiOx/TiN structure.
More than 150 devices for each size were obtained on a
small piece of 8 inch wafer.
The memory characteristics were investigated by mea-
suring 100 randomly picked devices. Thickness and
microscopic structure of Cr/CrOx/TiOx/TiN RRAM device
were analyzed by transmission electron microscopy with
energy of 200 keV. Electrical characteristics were mea-
sured by Agilent 4156C/B1500 precision semiconductor
analyzer. During measurement, the bias was applied on the
TE and the BE was grounded.
3 Results and Discussion
Figure 2a shows TEM image of a typical via-hole size of
0.4 9 0.4 lm2. The length of via-hole is found to be
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Fig. 1 The RRAM device with sizes ranging from 0.4 9 0.4 to 8 9 8 lm2
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approximately 150 nm. High-resolution TEM image on
inside via-hole region confirms the layer-by-layer of Cr/
CrOx/TiOx/TiN structure (Fig. 2b). The thickness of
amorphous TiOx layer is approximately 3 nm, which acts
as a switching layer. This TiOx layer is grown during the Cr
TE deposition owing to lower Gibbs free energy of TiO2
(-887.6 kJ (mol)-1 at 300 K). In addition, reactive Cr TE
is also partially oxidized at the Cr/TiOx interface and cre-
ates CrOx owing to lower Gibbs free energy of Cr2O3 of
-694.88 kJ (mol)-1 [20, 21]. This CrOx layer with a
thickness of approximately 4 nm is polycrystalline. Ele-
mental analysis of Cr/CrOx/TiOx/TiN structure has been
explored by EDX spectrum. The existence of Cr, Ti, O, N
elements in corresponding layers of 1, 2, 3 are shown in
Fig. 2c. The peaks’ position of Cr, Ti, O, N elements are
found to be 5.4, 4.5, 0.4, and 0.28 keV, respectively. Due
to both lower Gibbs free energy and deposition by sput-
tering, the defective CrOx layer is formed or oxygen
vacancy is observed in the CrOx layer. Therefore, this CrOx
layer acted as an oxygen vacancy supply layer to form
conductive filament into the TiOx switching layer and good
switching characteristics can be observed below.
Figure 3a exhibits the current–voltage (I–V) switching
characteristics of a 0.4-lm device at a CC of 300 lA.
Voltage sweeping direction is shown by arrows 1–4. The
device requires a very small forming voltage (Vform) of
0.9 V because of both thin TiOx switching layer and
vacancy supply from the CrOx layer. Small SET (VSET) and
RESET voltages (VRESET) are found to be 0.6 and -0.6 V,
respectively. The RESET currents are found to be 314 and
391 lA for first and second cycle, respectively.
Cumulative probability of RESET currents for the first
and second cycles is shown in Fig. 3b. At a 50 % proba-
bility, the RESET currents are found to be 329 and 344 lA
for 1st and 2nd cycles, respectively. The RESET current is
slightly higher (*15 %) than current compliance owing to
small current overshoot effect, which can be reduced by
optimizing operation current. Further study is needed to
evaluate this effect. This current overshoot effect is hap-
pening during formation or SET of the devices. Therefore,
this structure provides good current clamping and mini-
mizes current overshoot effects, even a one-resistor (1R)
configuration.
Cumulative probability of initial resistance state (IRS),
high resistance state (HRS), and low resistance state (LRS)
for three different device sizes of 0.4, 1, and 8 lm is shown
in Fig. 3c. The average values of IRS are 457.5, 46.5, and
670 X for the 0.4-, 1-, and 8-lm devices, respectively. The
leakage currents increase with increasing device sizes,
which are owing to the presence of much higher amount of
defects or oxygen vacancies (Vo) in larger device sizes. The
average values of HRS/LRS are 144/2.7, 1.5/1.2 kX, and
188/175 X for 0.4, 1, and 8 lm, respectively at a read
voltage (Vread) of 0.2 V. This implies that large size devices
(1 and 8 lm) do not show the bipolar resistive switching at
a low CC of 300 lA. By reducing the device size as well as
leakage current, good resistive switching characteristics
could be observed even a simple structure has been
designed and fabricated here. In addition, it is found that a
non-zero current of approximately 2 9 10-7 A is observed
at initial and high resistance state, which might possibly be
due to capacitive effect. However, a further study is
needed.
Figure 4a shows weibull distribution of IRS, HRS ,and
LRS for the 0.4-lm devices. These narrow dispersion
values interpret that device-to-device uniformity is good
with a yield (i.e., switchable devices with consecutive 2








































Fig. 2 a TEM image of Cr/CrOx/TiOx/TiN RRAM device with a via-
hole size of 0.4-lm device. b HRTEM image shows a CrOx layer in
between TiOx switching and Cr electrode because of partially
oxidization of Cr metal during deposition. c EDX spectrum confirms
the presence of Cr, Ti, O, and N elements in 1, 2, and 3 denoted layers
of (b)
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cycles and resistance ratio is[2) of 85 %. We can justify
successive switching devices or reliability test as follows
by weibull distribution plot [22]. Mathematically, this can
be expressed as
W Qð Þ ¼ ln  ln 1 Fð Þ½ ; ð1Þ




where F(Q) is the cumulative distribution function of
failure, Q is the values of measured data, b is the slope
value of weibull distribution curve or shape factor which
signifies the statistical dispersion of data, and a63 % is the
scale factor value from weibull distribution at approxi-
mately F = 63 %. Higher b value means that distribution
is more uniform. The uniform distribution means that the
fitting line should be perpendicular on X-axis. Using
Eq. (1), weibull distribution patterns of IRS, HRS, LRS,
Vform, VSET, and VRESET for the 0.4-lm devices have been
depicted in Fig. 4. Using Eq. (2), the values of b are found
to be from the fitting curves, as shown by straight line. The
b value of LRS (2.5) distribution is narrower than those of
both HRS (1.84) and IRS (1.1), as listed values in Table 1.
In addition, IRS distribution of the 0.4-lm devices is nar-
rowest as compared to widely scattered b values for 1-lm
(0.46) and 8-lm (0.96) devices (not shown here), which
may also related to the higher leakage.
It is found that the average values of Vform, VSET, VRESET
for the 0.4-lm devices are 0.9, 0.7, and -0.54 V, respec-
tively. As compared to the VSET, a small Vform of 0.9 V is
necessary to switch a pristine device or it is like a forming-
free device, which is very useful for integrated circuit (IC)
application and saving extra device process step as well as
low cost. The formation step can be avoided by reducing
voltage of\3 V then the device will be used directly after
fabrication. A 3 V battery can be used directly to program/
erase this memory device or extra voltage amplifier which
is used in Flash memory is not needed. The b values of
Vform, VSET, and VRESET are 10.4, 7.34, and 3.9 (Fig. 4b–d),
which suggests that formation of the devices is more uni-
form than those of the SET and RESET voltages. The
values of standard deviation of Vform, VSET, and VRESET are
0.174, 0.189, and 0.139, respectively, which assert good
device-to-device uniformity yield.
−1.2 −0.8 −0.4 0 0.4 0.8 1.2
10−7


































































Fig. 3 Current–voltage characteristics with device size-dependence switching of 100 measured devices. a Bipolar I–V switching characteristics.
b Cumulative probability of RESET currents for 0.4-lm device at a low CC of 300 lA, c Box chart plot of IRS, HRS, and LRS of 0.4, 1, and
8 lm devices. Error bars mean a range of total data distribution
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The values of scale factor (a63 %) for the HRS and LRS
are found to be 139.5 and 6 kX, respectively. A resistance
ratio of approximately 20 is obtained. For a single bit
operation, a resistance ratio of[2 is enough to indentify ‘0’
and ‘1’ states [1, 3, 23]. The higher resistance ratio is better
for MLC operation. Therefore, scientists are as large as
resistance ratio with maintaining other memory parameters,
which is also good for future application. The values of
a63 % for the Vform, VSET, and VRESET are found to be 0.97,
0.66, and -0.64 V, respectively. This suggests that the
device could be operated at low voltage of ±1 V.
To evaluate the current conduction mechanism, LRS
shows ohmic and HRS shows the space-charge-limited
current conduction (SCLC). Stochastic filament formation
in TiOx layer by oxygen vacancy will lead to respond to the
ohmic nature of LRS. On the other hand, injected electrons
through the electrodes are exceeded than those thermally
generated free electrons in the TiOx layer. Therefore,
oxygen vacancy filament formation/rupture into the TiOx
layer under external bias is the switching mechanism,
which is also reported by other research groups in different
structures [14, 19, 24]. In the Cr/CrOx/TiOx/TiN structure,
when positive bias is applied on the Cr TE then the
potential is distributed in series of TiOx and CrOx layers. It
is true that TiOx layer has more insulating property than the
CrOx layer. Therefore, the potential drop on a pristine
device is higher across the TiOx layer. Then, Ti–O bonds
start to break and electrical conductivity of the TiOx layer
is increased. In this situation, the potential drop
(V[Vform[VSET) across CrOx layer is increased, which
results in the oxygen vacancies as a positive charge in the
CrOx layer moving towards TiOx layer as well as the Vo
filament is formed into the TiOx layer (Fig. 5a). The device
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Fig. 4 Weibull distribution of a IRS, HRS, and LRS, b formation, c SET, and d RESET voltages for 100 arbitrary picked 0.4-lm devices
Table 1 Values of b and a63 % for the Cr/CrOx/TiOx/TiN with a
device size of 0.4 lm
Parameters Slope/shape factor (b) Scale factor (a63 %)
IRS 1.1 431.5 kX
HRS 1.84 139.5 kX
LRS 2.5 6 kX
Vform 10.4 0.97 V
VSET 7.34 0.66 V
VREST 3.9 -0.64 V
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switches from IRS (or HRS) to LRS. By applying negative
bias (V\VRESET) on the Cr TE, the oxygen vacancies
attracted toward the TE and stored into the CrOx layer,
which results that the filament is broken (Fig. 5b). Then,
the device switches back from LRS to previous HRS.
However, there is difference in between IRS and HRS
because of Ti–O bonds break during the formation of fil-
ament initially. Due to these CrOx/TiOx bilayers’ action,
repeatable bipolar resistive switching cycles are observed.
To explore the performance potentiality of the Cr/CrOx/
TiOx/TiN RRAM devices, program/erase (P/E) endurance
and data retention characteristics have been evaluated
(Fig. 6). The memory device shows long read pulse
endurance measured at Vread of 0.2 V (Fig. 6a). The device
is programed with difference CCs of 300 and 500 lA.
After programing the data are read with a pulse width of
500 ls. The LRS values for CCs of 300 and 500 lA are 5
and 3 kX, respectively. The value of LRS decreases with
increasing current compliance, which can be used as a
multi-level cell. After erasing the data are read with a pulse
width of 500 ls. The long read pulse endurance of[105
cycles is obtained. Good data retention of 6 h with a good













Fig. 5 Schematic illustration of switching mechanism. a Under SET
operation, the oxygen vacancy is migrated from CrOx layer to the
TiOx switching layer and oxygen vacancy conducting filament is
formed. b Under RESET operation, the oxygen vacancy is moved
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Fig. 6 a Long read pulse endurance of[105 cycles, b Stable data retention of 6 h at a CC of 300 lA, and c Good endurance of[500 cycles at a
small program/erase pulse width of 1/1 ls obtained for this new Cr/CrOx/TiOx/TiN RRAM device
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achieved from this RRAM device (Fig. 6b). This memory
device shows good P/E endurance of[500 cycles at Vread
of 0.2 V (Fig. 6c). A P/E pulse width of 1/1 ls and voltage
of 3/-2 V are applied. A small fluctuation of LRS in both
data retention and P/E endurance was observed, which can
be assumed to be the generation and redistribution of
oxygen vacancies in the TiOx switching layer owing to
rapid increasing pulse operation. Shen et al. [25] have also
discussed about the P/E endurance failure in Pt/BST/SRO
RRAM structure due to generation and redistribution of
defects in switching material. Further improvement is
needed for P/E cycles. Eventually, this memory device
with reducing size has very keen potential for future
nanoscale non-volatile memory application.
4 Conclusions
In summary, observation of resistive switching memory by
reducing device size as well as leakage current has been
revealed in a new Cr/CrOx/TiOx/TiN RRAM device. By
measuring 100 random devices it is found that a smaller size
device has lower leakage current and resistive switching
characteristics are observed. Both TEM image and EDX
spectrum confirm a device size of 0.4 9 0.4 lm2 with the
presence of amorphous TiOx and polycrystalline CrOx layer
is also observed. The 0.4-lm devices can perform resistive
switching at a low CC of 300 lA owing to lower leakage
current as compared to larger size devices. Weibull plots of
IRS, HRS, LRS, Vform, VSET, and VRESET show that more
than 85 % devices have good switching with tight distribu-
tion. The slope/shape factor indicates the device uniformity.
The resistive switching is due to the formation/rupture of
oxygen vacancy filament in the TiOx switching layer and the
CrOx layer acts as a vacancy supply layer. Therefore, long
read pulse endurance of[105 cycles, data retention of[6 h,
and P/E endurance of[500 cycles with a pulse width of 1 ls
at a low operation current of 300 lA are obtained. It is
concluded that a newCr/CrOx/TiOx/TiNRRAMdevice has a
simple fabrication process and good resistive switching
memory characteristics, which will be very promising for
future nanoscale non-volatile memory application.
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